


LAS-8500P
LAS-8501P

3 AMP, 40V HALF BRIDGE INTERFACE DRIVERS



14

FEATURES

- 6A peak source & sink current
- TTL, NMOS & CMOS compatible
- Latching thermal shutdown
- Under voltage lockout
- Input logic deadband
- 500 KHz operation

DESCRIPTION

The LAS 8500P, 8501P half bridge interface drivers are monolithic integrated circuits, designed to interface logic with high current, inductive or capacitive loads. The LAS 8500P, 8501P are designed to drive relays, solenoids, lamps and motors in half-bridge or full-bridge configuration.

The LAS 8500P, 8501P feature a three state push-pull output, 3A of continuous current, under voltage lockout, and thermal shutdown protection. The state of the output is controlled by two logic pins and an internal thermal latch. Normally the output is controlled by two logic pins. The onset of thermal shutdown overrides the input logic and sets the output to the off state, preventing source and sink operation.


ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	MAXIMUM	UNITS
Supply Voltage	V_{CC}	40	Volts
Input Voltage	V_{IN}	40	Volts
Enable Voltage	V_E	40	Volts
Output Current Peak Continuous	I_O	6 3	Amps
Diode Current Peak Continuous	I_D	5 3	Amps
Power Dissipation at $T_C = 65^\circ C^1$	P_D	15	Watts
Thermal Resistance Junction to Case ²	θ_{JC}	4	$^\circ C/W$
Operating Junction and Storage Tempera- ture Range	T_J T_{STG}	-25 to 125	$^\circ C$
Lead Temperature (Soldering, 10 Seconds)	T_{LEAD}	260	$^\circ C$

⁽¹⁾ For operation above $T_C = 65^\circ C$, derate at 250mW/ $^\circ C$.

⁽²⁾ Thermal Resistance Junction to Ambient, θ_{JA} , is typically 70 $^\circ C/W$.

BLOCK DIAGRAM



The LAS 8500P has a complementary device labeled LAS 8501P which has an inverter on the input pin. This device is useful in simplifying full bridge operation. The LAS 8500P, 8501P are available in a 5 pin TO-220 plastic package.

3 AMP, 40V HALF BRIDGE INTERFACE DRIVERS

LAS-8500P
LAS-8501P

ELECTRICAL CHARACTERISTICS

Test conditions are as follows: $V_{CC} = 7V$ to $40V$, $I_O = 0A$,
 $T_J = 25^\circ C$, unless otherwise specified.

Parameter	Symbol	Test Conditions	Minimum	Typical	Maximum	Units	
INPUT CHARACTERISTICS							
Input Logic Level	"Low" "High"	V_{IN}	-0.3 2.0		0.5 40	Volts Volts	
Input Current	"Low" "High"	I_{IN} $V_{IN} = 0.5V$ $V_{IN} = 2.4V$		12 0.5	40 2.0	μA μA	
Enable Logic Level	"Low" "High"	V_E	-0.3 2.0		0.5 40	Volts Volts	
Enable Current	Enable Inhibit	I_E $V_E = 2.4V$ $V_E = 0.5V$		2.5 6	5.0 20	μA μA	
OUTPUT CHARACTERISTICS							
Output Voltage Saturation	"Sink" "Source"	$I_O = -3A$ $I_O = 3A$		1.6 2.3	2.0 3.0	Volts Volts	
Diode Voltage Saturation	"Sink" "Source"	$I_O = 3A$ $I_O = 3A$		2.0 1.8	2.4 2.2	Volts Volts	
Output Leakage Current		I_L		0.8	5.0	mA	
Quiescent Current	"Sink" "Source"	I_Q		14 20	25 35	mA	
Undervoltage Lockout			5.5		7.0	Volts	
Thermal Shutdown				150		$^\circ C$	
SWITCHING CHARACTERISTICS¹							
Test Conditions			Typical				Units
Input	Enable	T_J	t_d	t_r	t_s	t_f	
Pulsed	5V	25 $^\circ C$	140	60	580	100	ns
5V	Pulsed	25 $^\circ C$	180	70	300	N/A	ns
0V	Pulsed	25 $^\circ C$	110	N/A	220	140	ns
Pulsed	5V	125 $^\circ C$	180	60	1000	150	ns


¹ See test circuit; $V_{CC} = 30V$ and $I_O = 0.3A$.

LAS-8500P
LAS-8501P


3 AMP, 40V HALF BRIDGE INTERFACE DRIVERS

OPERATIONAL DATA

SWITCHING CHARACTERISTICS TEST CIRCUIT



SWITCHING TIMES




TRUTH TABLE

INPUT		ENABLE	OUTPUT
LAS 8500P	LAS 8501P		
L	H	L	Off (Reset) ¹
H	L	L	Off (Reset) ¹
L	H	H	L
H	L	H	H

⁽¹⁾ Device operation is inhibited, i.e. output is off, when Enable "low" is coupled with an input signal. Device operation is reset after latching thermal shutdown when Enable is momentarily brought "low", if T_j is less than the thermal shutdown value.

POWER DERATING




3 AMP, 40V HALF BRIDGE INTERFACE DRIVERS

LAS-8500P
LAS-8501P


TYPICAL APPLICATIONS

BI-STATE MOTOR DRIVE^{1,2}



$$P_D = 0.035 V_{CC} + I_o \left[3 \text{ (D.C.)} + \left(\frac{t_r + t_f}{2\tau} \right) V_{CC} \right]$$

BI-STATE MOTOR DRIVE^{2,3}



$$P_D = 0.035 V_{CC} + I_o \left[2 \text{ (D.C.)} + \left(\frac{t_r + t_f}{2\tau} \right) V_{CC} \right]$$

⁽¹⁾ When an inductive load is connected between the V_O terminal and ground, the external sink diode must be added when the output current exceeds 1 amp. This insures pulse width modulation to rated output current.

⁽²⁾ D.C. = duty cycle

τ = period


⁽³⁾ When the load is connected between V_O and V_{CC}, and the output current exceeds 1 amp, the external source diode is recommended to lower power dissipation.

LAS-8500P
LAS-8501P

3 AMP, 40V HALF BRIDGE INTERFACE DRIVERS

TYPICAL APPLICATIONS

TRI-STATE MOTOR DRIVE USING SPLIT SUPPLY¹




$$P_D = 0.035 V_{CC} + I_o \left[2 (\text{D.C.}) + \left(\frac{t_r + t_f}{2\tau} \right) V_{CC} \right], \text{ when D.C.} < 50\%$$

$$P_D = 0.035 V_{CC}, \text{ when D.C.} = 50\%$$

$$P_D = 0.035 V_{CC} + I_o \left[3 (\text{D.C.}) + \left(\frac{t_r + t_f}{2\tau} \right) V_{CC} \right], \text{ when D.C.} > 50\%$$

TRI-STATE MOTOR DRIVE USING SINGLE SUPPLY²



⁽¹⁾ D.C. = duty cycle

τ = period


⁽²⁾ See power dissipation equations for split supply motor drive.

3 AMP, 40V HALF BRIDGE INTERFACE DRIVERS


LAS-8500P
LAS-8501P

DEVICE OUTLINE

(Front View)



(Side View)



1 - V_{CC}
2 - Input
3 - GND
4 - V_O
5 - Enable
Tab is GND

NOTE: All dimensions are in inches.